Accellera Systems Initiative invites you to a special day dedicated to technical standards at the 2016 Design and Verification Conference U.S. in San Jose, CA. Find out the latest in EDA and IP standards being developed and implemented by today’s leading electronics companies.
Monday, February 29, 2016
9:00am-5:00pm
Full Day Tutorials:Preparing for IEEE UVM Plus UVM Tips and Tricks
SVA Advanced Topics: SVAUnit and Assertions for Formal
Cut Your Design Time in Half with Higher Abstraction
SystemVerilog-AMS: The Future of Analog/Mixed Signal Modeling
[*]Accellera-sponsored Luncheon
[*]DVCon Expo and Booth Crawl
Join us at this day-long event to connect with experts and users as we learn, share, and network on the latest in standards innovations!
View full details >
Register now >
Event details