Building UVM Register class environment for Serial Protocols

Find their other files

https://forums.accellera.org/files/file/91-building-uvm-register-class-environment-for-serial-protocols/

About This File

UVM user guide explains in detail how a model is integrated for a parallel interface. This paper discusses the use of UVM register classes when verifying register accesses through a serial port (e.g., JTAG) on the DUT.

Report

https://forums.accellera.org/files/file/91-building-uvm-register-class-environment-for-serial-protocols/

Followers 0

Previous File A methodology for stacking UVCs

Next File UVM Reference Flow Version 1.1

User Feedback

0 Comments

Recommended Comments

There are no comments to display.

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Add a comment...

× Pasted as rich text. Paste as plain text instead

Only 75 emoji are allowed.

× Your link has been automatically embedded. Display as a link instead

× Your previous content has been restored. Clear editor

× You cannot paste images directly. Upload or insert images from URL.

Insert image from URL

Sign In