Jump to content

About This File

This document introduces UVM compliance checks defined for UVM verification environments. The compliance checklist was requested by corporations and UVM users wishing to ensure consistency, similar user experience, and compliance to the official UVM SystemVerilog User Guide and concepts. Static commercial tools such as DVT allow forcing these checks on user environments

The checks are divided into several categories:

* Packaging and Name Space Compliance Checks

* Architecture Compliance Checks

* Reset and Clock Compliance Checks

* Checking Compliance Checks

* Sequences Compliance Checks

* Messaging Compliance Checks

* Documentation Compliance Checks

* General Deliverables Compliance Checks

* End of Test Compliance Checks

* UVM-SV Specific Compliance Checks

For comments or questions please use the forums or send an email to uvm_contributions@cadence.com
 



User Feedback

Recommended Comments

There are no comments to display.

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Add a comment...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...