Jump to content
Sign in to follow this  
ejessen

OVL and UVM with Systemverilog

Recommended Posts

Hi,

I haven't seen anything new from OVL since 2008. Where do you see the 2011 release?

There is very little information on combining assertion based verification with constrained random verification, unfortunately. I don't know why.

Best Regards

Peter

Share this post


Link to post
Share on other sites

Hi,

Thanks. Again, I haven't had any experience with this, so I can't help you. The only thing that I've used is standard SystemVerilog Assertions (I haven't even used the UVM reporting for errors). I will get back to you when I find some time for this.

Best Regards

Peter

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

×
×
  • Create New...