Jump to content
Sign in to follow this  
raghavendrap

predefined register sequences usage

Recommended Posts

Hello all,

I have generated register model and hooked up to my environment.

After that i am trying to run the predefined register reset sequence.

I am seeing below warnings,

UVM_WARNING /tools/synopsys/2011.03/vcsmx_sp1/etc/uvm/src/reg/uvm_reg_map.svh(1212) @ 0: reporter [RegModel] map 'uvm_reg_map' does not seem to be initialized correctly, check that the top register model is locked()

UVM_WARNING /tools/synopsys/2011.03/vcsmx_sp1/etc/uvm/src/reg/uvm_reg_map.svh(1212) @ 0: reporter [RegModel] map 'uvm_reg_map' does not seem to be initialized correctly, check that the top register model is locked()

Can anyone help me out how to overcome those warnings?

Thank you

Raghavendra

Share this post


Link to post
Share on other sites

Prior to calling the reset sequence, you need to pass the model to it:

If it is in a phase call:

virtual task run_phase(uvm_phase phase)
    phase.raise_object(this,"Running HW reset seq...");
   uvm_reg_hw_reset_test = new("test_seq");   // you really should use create to put it in the database
   test_seq.model = your_reg_model_name;
   test_seq.start(null);
   phase.drop_objection(this, "End of HW Reset seq...");
endtask

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

×
×
  • Create New...