Jump to content
Sign in to follow this  
re1418ma

Behavioral XOR Gate with Delay

Recommended Posts

#include "systemc.h"
SC_MODULE(and2)
{
sc_in<bool> A, B;
sc_out<bool> F;
void do_and2()
{
F.write( A.read() && B.read() );
}
SC_CTOR(and2)
{
SC_METHOD(do_and2);
sensitive << A << B;
}
};

Thanks for reply

i use this code for AND Gate What changes should be made؟

Share this post


Link to post
Share on other sites

Hello @re1418ma,

You can look at this example:

http://forums.accellera.org/topic/5678-clock-to-q-propagation-delay/?do=findComment&comment=13657

Or this one which shows how to add delay in full adder:

http://forums.accellera.org/topic/5715-delaying-simulated-execution/?do=findComment&comment=13844

Hope it helps.

Regards,

Ameya Vikram Singh

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

×
×
  • Create New...