Jump to content

Recommended Posts

hai to all

    

               Iam karthik,doing my masters in VLSI DESIGN ,i found my interest in system level design and i wish to do project in systemcTLM based simulation.As a starter ,learning systemC language and i want to learn how systemc TLM differ by verilog,VHDL and other languages by results.i.e by simulation...kindly guide me regarding by suggesting some projects or papers in these domains..

 

keywords:co-simulation,systemc based simulations..

 

 

 

 

Link to post
Share on other sites

hai to all

    

               Iam karthik,doing my masters in VLSI DESIGN ,i found my interest in system level design and i wish to do project in systemcTLM based simulation.As a starter ,learning systemC language and i want to learn how systemc TLM differ by verilog,VHDL and other languages by results.i.e by simulation...kindly guide me regarding by suggesting some projects or papers in these domains..

 

keywords:co-simulation,systemc based simulations..

well Karthik welcome to the group --

you can find a lot books on these topics which are easy to understand with prior knowledge of modelling language (ill PM you if u cannot find)

regarding projects you can start with peripheral IPs like USART ,SPI ,I2C ,etc

Link to post
Share on other sites

well Karthik welcome to the group --

you can find a lot books on these topics which are easy to understand with prior knowledge of modelling language (ill PM you if u cannot find)

regarding projects you can start with peripheral IPs like USART ,SPI ,I2C ,etc

hi mohit 

   

            thanks for ur reply.i consider mentioned starter projects and work on....kindly i need detailed explanation to my topic..its good if anyone can suggest ieee papers abt the starter projects of understandind abt moving to higher level of abstraction.....

 

thanks

Link to post
Share on other sites

There's a lot of material on the Doulos website http://www.doulos.com/knowhow - follow the links to SystemC and TLM2. You might also want to watch the videos VHDL vs. SystemVerilog and SystemC vs. SystemVerilog.

 

There's an example of high level modelling in EAN1 at http://www.embecosm.com

 

You might want to also look at the websites of companies offering virtual platforms (e.g. Synopsys, Cadence, Mentor, Carbon Design Systems, etc).

 

Look on videos.accellera.org for recordings of various Accellera and Nascug events.

 

regards

Alan

Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...