Jump to content

multiple SystemC tops in UVM_ML


matteodc

Recommended Posts

It seems an unrelated warning. TPREGD is a UVM SystemVerilog message while you're asking about multiple SystemC top uvm_components/modules.

 

There should be no problem to specify multiple SystemC top components because you are providing two different types: top1_sc and top2_sc.

I'm assuming here that those are SystemC module or uvm_component names.

 

Link to post
Share on other sites
  • 2 weeks later...

Archived

This topic is now archived and is closed to further replies.

×
×
  • Create New...