Jump to content
Sign in to follow this  
justrajdeep

Interface Modport and bind: How to get them working

Recommended Posts

Hi

 

In System Verilog the recommended approach to create interfaces is through modport

 

suppose I have an interface like 

 

interface axi_if(input clk, input rst);
  logic arlen;

  clocking mclk@(posedge clk);
    output arlen;
  endclocking

  modport Master(clocking mclk, input clk, input rst);

endinterface

 

 

In Bind we can bind a module to an interface if all the ports are in the portlist.

So is there someway I can bind arlen though it is not defined in the interface port list?

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

×
×
  • Create New...