Showing results for tags 'uvm reg model'. - Accellera Systems Initiative Forums

Found 2 results

Difference between uvm_reg_frontdoor_swq and uvm bit bash sequence

spat7172 posted a topic in UVM (IEEE 1800.2) - Methodology and BCL Forum

Hi , What is the exact difference between the predefined uvm bit bash and uvm frontdoor sequence. When both the sequence are doing the register access through front door, why is the need of a separate uvm frontdoor sequence ?
- June 8, 2022
- 1 reply
- - uvm reg model
  - uvm reg register write
  - (and 3 more)
    Tagged with:
    
    uvm reg model
    
    uvm reg register write
    
    uvm_ral
    
    uvm_reg_sequence
    
    uvm_reg_map
Register read via register model.

sega posted a topic in UVM SystemVerilog Discussions

I am reading a register with using uvm_reg method read_reg. so while doing this read transaction is happening on to the actual bus through agent ,but the I am not getting read value in read_reg task in to a register sequence. so I want to know what could be the issue for not getting read value on to the read_reg task. Regards sega

Search the Community