Search the Community
Showing results for tags 'Bursting'.
Found 1 result
rams0053 posted a topic in UVM (Pre-IEEE) Methodology and BCL ForumI am working on a design that supports single, or bursting access to a memory. I would like to keep the abstraction of the register model (ie. MEM.Write(), MEM.bust_write()...). It appears that the register model breaks up the burst-ed writes into single transactions. What is the best way to implement a burst_write (Basically one address, and many data items) into a single seq_item for the driver to implement?