Jump to content

swamiv

Members
  • Content Count

    3
  • Joined

  • Last visited

About swamiv

  • Rank
    Junior Member

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. 4,584 downloads

    The UVM Reference Flow version 1.1 has been updated to align with the Accellera uvm-1.1 release (uvm-1.1a). It applies the Universal Verification Methodology (UVM) to a Block and Cluster Verification in a SoC Design. The UVM Reference Flow was developed by Cadence to show the best practices for applying UVM to the verification of a block, a Universal Asynchronous Receiver Transmitter (UART). It then shows how to reuse the block level verification environment when verifying a cluster design (an APB subsystem) into which the UART is integrated along with other design components (viz. SPI, GPIO,
  2. Hi Arjun, The UVM reference flow has design and verification components that are opensource. It should work with any IEEE 1800 Compliant Simulator which supports UVM. In this package the flow scripts are based on Cadence Incisive Enterprise Simulator (IES). Thanks, Swami
×
×
  • Create New...