Jump to content

Shashank V M

Members
  • Posts

    3
  • Joined

  • Last visited

About Shashank V M

  • Birthday 09/21/1999

Profile Information

  • Gender
    Male

Recent Profile Visitors

162 profile views

Shashank V M's Achievements

Member

Member (1/2)

0

Reputation

  1. I am trying to model an OR gate with 2 NS output delay in SystemC. #include "systemc.h" SC_MODULE(adder) { sc_in<bool> A, B; sc_out<bool> OUT; void add() { while (true){ wait(A.default_event() | B.default_event()); bool intermediate = A.read() | B.read(); wait(2, SC_NS); //cout << "adding at time " << sc_time_stamp() << endl; OUT.write(intermediate); } } SC_CTOR(adder){ SC_THREAD(add); sensitive<< A << B;; } }; This is my attempt so far. But the simulation result is not as required: Time A B OUT 0 s 0 0 0 5 ns 1 0 0 6 ns 0 0 0 7 ns 0 0 1 13 ns 0 1 1 Instead of being 0 at 8 NS, it has missed the event at 6 NS. In Verilog, the events is similarly missed if blocking assignment is used. In Verilog, we fix it using non-blocking assignment (See this about Verilog: https://electronics.stackexchange.com/q/572643/238188). So how do I stop the event from getting missed in SystemC?
  2. I'd like to know if PSL is implemented in SystemC as a library. Is it available freely? How can I use PSL in SystemC?
×
×
  • Create New...