tahirsengine

Members

Community Reputation

See reputation activity

A weird question about UVM

tahirsengine replied to tahirsengine's topic in UVM (IEEE 1800.2) - Methodology and BCL Forum

Yes may be, my design was fairly small. Small Sensor ASIC. Thanks for detailed answer sir.
tahirsengine reacted to a post in a topic: A weird question about UVM June 18, 2020
tahirsengine started following A weird question about UVM June 17, 2020
A weird question about UVM

tahirsengine posted a topic in UVM (IEEE 1800.2) - Methodology and BCL Forum

Hi, I know this will sound weird, but I will ask anyway :D I have recently completed my first ASIC design(Front end and functional verification). Although I used some SystemVerilog constructs like functions and tasks and some other stuff, but really I verified whole digital part without UVM. My question is: What are the advantages of UVM, and why UVM is needed in the first place, as it seems that tasks and functions can verify any design(it seems only, but I am not so much experienced). Will learned members shed some light on it? Thanks in advance and best wishes in fi