Jump to content


  • Content Count

  • Joined

  • Last visited

  1. @jrefice: I cannot promise anything because the example is not simple and I cannot reuse any of my other code. Hopefully the image below explains the issue in the coding a little bit better and the testcase is not needed. /Thorsten
  2. I have observed a register access synchronization issue in one of my simulations and want to raise this in this forum in order to get feedback if this is a bug or a misusage in some way. In the verification environment there are two register sequences running in parallel. One sequence is doing the DUT configuration and the other one is a noise sequence which switches between the different programming agents and produces some read traffic on all the programming interfaces. The issue I have observed is that the programming sequence is doing a write to a register (AHB SEQ in the image b
  • Create New...