sm2345110
-
Content Count
6 -
Joined
-
Last visited
-
interface iface(); logic a; logic b; modport mport(input a, output b); endinterface module mod ( iface.mport iface_array [3:0] ); ... endmodule module top (); iface top_iface_array [3:0] (); mod mod_inst(.iface_array(top_iface_array)); ... endmodule Click Here for more Details :- System Verilog Program All the Best :)
-
System Verilog, UVM training online
sm2345110 replied to Sumeru_VLSI_training's topic in UVM Commercial Announcements
I think system Verilog tutorials is the best option for the learning quickly. Thanks for the sharing ... -
Check the System configuration, for learn the Embedded system you can choose the tutorials, and the best thing is community channel. Regards, Sharon Maxwell CETPA Infotech Pvt Ltd.
-
Embedding SystemC-AMS into Verilog(-AMS)
sm2345110 replied to sebs's topic in SystemC AMS (Analog/Mixed-Signal)
Sorry , No idea about i would like to say concern with the experienced person. who have at least 5 to 10-year experience Embedded system. Sharon maxwell CETPA Infotech Pvt Ltd -
block level verification in a system setting
sm2345110 replied to c4brian's topic in UVM SystemVerilog Discussions
c4brian, I agree with you, but plz tell me what is the resbery-pi tool for the Verilog , also included the tools name .? Awaiting for your positive response. Regards, Sharon Maxwell