Jump to content

sathyakiran.p

Members
  • Content Count

    14
  • Joined

  • Last visited

About sathyakiran.p

  • Rank
    Member
  • Birthday October 10

Profile Information

  • Gender
    Male
  • Location
    Hyderabad
  • Interests
    UVM concepts
  1. Hi, we see different kind of failures when we run simulations, like assertion error, uvm_error. How do we report outside UVM errors in report phase to give the TEST STATUS? I am getting some psl/ovl/sva assertion errors, but, UVM part is not reporting any error. how do I report test STATUS?? Thanks, Satya
×
×
  • Create New...