Jump to content
Sign in to follow this  
sandip.gaikwad

Can Multiple register models be used?

Recommended Posts

Hello,

In the RTL block that i am verifying there are register banks which are generated by using .rdl file. I am using the same .rdl files to generate the reg models using "reggen" and "ralgen" commands. This will give me multiple ral_block_<name> which extends uvm_reg_block.

Can i directly use these multiple register models, like instantiating, creating them and the connecting in the tb_env? Or, do i need to make it as a single register model file i.e. a single ral_block_<name> class.

Please guide.

Thank you,

Sandip

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this  

×