Jump to content
Sign in to follow this  
bverma

UVM_ANALYSIS port in sequence

Recommended Posts

Can I declare a uvm_analysis port in sequence ?

I get message like

Error-[iCTTFC] Incompatible complex type usage

/tools/eda/VCS/vF-2011.12/etc/uvm-1.1/tlm1/uvm_analysis_port.svh, 112

Incompatible complex type usage in task or function call.

The following expression is incompatible with the formal parameter of the

function. The type of the actual is 'class ....'

Thanks

Share this post


Link to post
Share on other sites

No, you cannot. All TLM ports must be connected before any sequences start.

You can put a port in the sequencer that you can reference from the sequence. I don't remember, but the sequencer may already have analysis ports that you can connect up that write out what is being sent to the driver.

Share this post


Link to post
Share on other sites

To call that write method, we need to declare an uvm_analysis_impl port. Is that correct.

I tried to declare an implementation port and I am getting this error

Error-[iCTTFC] Incompatible complex type usage

/tools/eda/VCS/vF-2011.12/etc/uvm-1.1/tlm1/uvm_analysis_port.svh, 112

Incompatible complex type usage in task or function call.

The following expression is incompatible with the formal parameter of the

function. The type of the actual is 'class

Thanks,

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this  

×