Jump to content
Sign in to follow this  
Narendra

Volatile bit set for RO registers

Recommended Posts

Hi ,

We are setting the Volatile bit to 1 for the "RO" type access registers fields using the configure task. Our understanding is that, some "RO" type status registers inside the design keep on changing during the simulation time and its need to be avoid checking with the default values when we run uvm_reg_hw_reset_seq test. But after setting this volatile bit set, we observed when we use update() function call at uvm_reg_block::update() the write calls are initiated for this RO registers apart with the RW registers where the mirrors values and desired values are not same. So is this behavior is expected ? What is the use of doing write calls to RO type registers ? Can you suggest me what are the use cases for the volatile bit set ?

 

regards

V Narendra D 

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

×
×
  • Create New...