Jump to content
Sign in to follow this  
re1418ma

Behavioral XOR Gate with Delay

Recommended Posts

#include "systemc.h"
SC_MODULE(and2)
{
sc_in<bool> A, B;
sc_out<bool> F;
void do_and2()
{
F.write( A.read() && B.read() );
}
SC_CTOR(and2)
{
SC_METHOD(do_and2);
sensitive << A << B;
}
};

Thanks for reply

i use this code for AND Gate What changes should be made؟

Share this post


Link to post
Share on other sites

Hello @re1418ma,

You can look at this example:

http://forums.accellera.org/topic/5678-clock-to-q-propagation-delay/?do=findComment&comment=13657

Or this one which shows how to add delay in full adder:

http://forums.accellera.org/topic/5715-delaying-simulated-execution/?do=findComment&comment=13844

Hope it helps.

Regards,

Ameya Vikram Singh

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this  

×