Jump to content
Sign in to follow this  

UVM-ML connecting SystemC ports

Recommended Posts


In UVM_ML, how to connect the following ports (from SystemC-TLM model to rest of the UVM verification env)

- sc_in<int>

- sc_out<bool>


- sc_export<my_if<T1>>



Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this