Jump to content
mzio

Clock sharing seg fault insert_parent(int)

Recommended Posts

I have a hierarchical design and I have a problem with the clock signal.

Consider top module A where the clock is generated, a module B inside of it with sc_in<bool> clk port bound to sc_clock signal.

Inside of module B I instantiate other modules, some of them with sc_in<bool> clk port.

When I try to connect the clock port of the modules inside B I get a segmentation fault, that's gdb output: 

Thread 2 "ctrl_interface" received signal SIGSEGV, Segmentation fault.
[Switching to Thread 0x7ffff6789700 (LWP 23216)]
0x000000000042bb93 in sc_core::sc_port_base::insert_parent(int) ()

During the debug, if I remove the clock port of the modules inside B I don't get any segmentation fault.

Every clock port in this hierarchical design is sc_in<bool>, not sc_in_clk.

Any suggestions?

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

×