Sign in to follow this  
Followers 0
qwerty

UVM register access with multiple masters to same register model

4 posts in this topic

Hi,

We have single register space and 3 masters can accessing that space. 

I want all the masters to access those registers parallely. What can be the best possible way to do it.

Currently, I have to select one at compilation time. 

 

Thanks

 

Share this post


Link to post
Share on other sites

You need to provide more detail.

Like, why do you currently have to select one at compilation time?

What exactly do you mean by parallel access? Do you have 3 separate physical interfaces which can simultaneously access the same register?

Or as often the case, do you have 3 masters which can all access the same registers via a fabric and a single physical interface to the registers?

What are you using for your register model? RAL ( uvm_reg ) ?

Share this post


Link to post
Share on other sites

yes, i am using uvm_reg. 

There are 3 separate interfaces pcie, spi and i2c which can access same set of registers/memory.

 

Thanks

Share this post


Link to post
Share on other sites

You should use a register model with multiple uvm_reg_maps. One per interface. Assuming you're generating your register model using some sort of tool (rather than by hand), you need to find out how your tool supports that.

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!


Register a new account

Sign in

Already have an account? Sign in here.


Sign In Now
Sign in to follow this  
Followers 0