Jump to content
Sign in to follow this  
chethandn

VCS implementation of register bitbash sequence

Recommended Posts

The VCS implementation of uvm_reg_bit_bash_seq UVM register bit bash sequence performs a 

model.reset()

in the sequence body, before starting the core do_block() task.

Due to this reset, any configurations made to the DUT before starting the bit bash sequence is lost in the mirror model, while the DUT still has the configuration intact. This is causing failures during the bit-bash process, resulting in a test fail. There is no knob to override the reset functionality, nor can I extend the sequence and bypass the reset.

Any thoughts on this? Any work around for this?

~Chethan

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this  

×