Jump to content
karandeep963

What would be the strategy to verify

Recommended Posts

Hi ,

 

I have a case in which my DUT only toggles the valid bits of data output and doesn't change the rest of the bits. At the receiever side its state machine decides what all are the valid bits.

DUT is purely based on couple of state machines.

I have a C model for the same which does not have that state machines though it every time toggless all the data fields.

 

For an example , lets say DUT transmits 0101 at N cycles and has to transmit only 0x04 at N+1th cycle so it again transmits 0101. since the LSB is not valid in this case.

In case of model , it tries to follow the DUT and generated 0101 for Nth cycle and 0100 for N+1th cycles unlike DUT.

 

There is SV-UVM scoreboard which compares both the transactions and creeps for this case.

 

Now , I have few ideas in my mind.

1: I need to sit with designer and get to know the inside indepth working and re-write the stuff in scoreboard.

2: Other thing is I can do bitwise AND of DUT with MODEL output and compare with MODEL in scoreboard  , but this will fail for the case in which DUT always respond with 0xFFFF.

 

Any idea what can be the better approach in this case.

 

Thanks,

Karandeep

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

×