Jump to content
Sign in to follow this  

XML for Annex I.5 contains illegal expression

Recommended Posts

As per section E.6.3.6 Numbers, only formats legal in SystemVerilog are allowed for constants. The sample XML in annex I.5 contains the numbers "0x40000000" and "0x1000" which aren't legal SystemVerilog constants.

Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this