Jump to content

multiple interfaces accessing the same uvm_reg


Recommended Posts

Multiple interfaces( processor 0 ,processor 1, processor 2) do write/read the same register.

I created p0_map, P1_map, P2_map and set different sequencers in environment.

regmodel.p0_map.set_sequencer(p0.sequencer,p0_reg2dm_adapter);

regmodel.p1_map.set_sequencer(p1.sequencer,p1_reg2dm_adapter);

regmodel.p2_map.set_sequencer(p2.sequencer,p2_reg2dm_adapter);

 

how i can map(by using add_submap) the same register block to p*_map.

 

 

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...