Jump to content
Sign in to follow this  
anindya.hazra

what is always@(*) verilig2001 equivalent syntax in SystemC?

Recommended Posts

In Verilog 2001 there is syntax always@(*). It considers all inputs used inside process are taken care in sensitivity list. Is there any equivalent syntax in SystemC?

 

Hello Sir,

Unfortunately there is no equivalent construct in SystemC. Please note that

SystemC is basically C++ with artificially imposed concurrency and time 

features. Verilog was designed right from the start with concurrency and

time. Hope that helps.

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

×
×
  • Create New...