thmani Posted July 4, 2015 Report Share Posted July 4, 2015 Hi All, I need help in integrating specman eVC in systemC based TB. Does anyone know how to do this? Also please let me know how to control specman eVC sequence from systemC testcase? Note: I am using incisive tools for systemC TB compilations and simulation. Thanks in advance. Mani Quote Link to comment Share on other sites More sharing options...
Martin Barnasconi Posted July 6, 2015 Report Share Posted July 6, 2015 The standardization of SCV and UVM-SystemC in Accellera do not cover integration of eVC. I suggest you ask your EDA tool supplier on the capabilities to support this, since you need to have an simulator supporting the e language (IEEE1647). A possible solution could be UVM-ML : http://forums.accellera.org/files/file/65-uvm-ml-open-architecture/ Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.