sharonr Posted March 9, 2011 Report Share Posted March 9, 2011 UVM1.0 attracted the attentions of many, and this was visible at the multiple sessions at DVCON. One of the features that is new to UVM is a partial implementation of TLM 2.0 (only SV to SV ports are supported). A few introductory sessions nicely covered the technical attributes of TLM2.0 standard. At the same time, many users came away confused from the sessions about the role of TLM2.0 in verification testbenches vs. modeling and what can be done today. I wrote a short technical blog to clarify the guidelines and Cadence position on this. Follow this link for the technical discussion: http://www.cadence.com/Community/blogs/fv/archive/2011/03/07/tlm2-0-uvm-1-0-and-functional-verification.aspx?postID=1260715 -- Sharon Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.