Jump to content
Sign in to follow this  
shireen

UVM test simulation using vcs and DVE

Recommended Posts

Hi,

I am a beginner ..

I wrote a simple UVM verification environment using the uvm-1.2 examples, and could compile and run it but I could not see any wave form.

the run command : simv +UVM_STACKRACE +UVM_TESTNAME=test_base -l run.log -gui

in the run.log I could see that the simulation time is 1000ps

how can I see the waveform (want to check if the clock and reset signals were correctly operated)???

 

thanks a lot 

 

 

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this  

×