UVM test simulation using vcs and DVE

[shireen 0]

Hi,

I am a beginner ..

I wrote a simple UVM verification environment using the uvm-1.2 examples, and could compile and run it but I could not see any wave form.

the run command : simv +UVM_STACKRACE +UVM_TESTNAME=test_base -l run.log -gui

in the run.log I could see that the simulation time is 1000ps

how can I see the waveform (want to check if the clock and reset signals were correctly operated)???

 

thanks a lot 

 

 

[adielkhan 0]

add the signals to the waveform and view them.

your local support can walk you through it or you can look at the tutorials on solvnet.synopsys.com