Jump to content
wszhong631

Grabed sequence interrupts the separated access order of register

Recommended Posts

hi,

 

when the register width differs from  the bus width and one register access results in a series of bus transactions,such as

 

using  32bit-width data bus  can access  64-register dut  by separated  two times,this  can be  interrupted by grabed

 

sequence,such as interrrupt sequence,  A example of   transaction_order   may be 

 

    A_upper( upper 32 bit of  A register,suppose higher priority  )  -----> Interrupt service sequence(may be access interrupt clear or mask  register (two times )   ----->  A_Lower( lower 32 bit of A register)

 

   whether  the transaction order  is corrected  or not  ?   this may cause some unright something?,thank you  :)

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

×