Jump to content
Sign in to follow this  
carter

Which one i use for verification both of systemC and UVM ?

Recommended Posts

Hi

I willing to start verification.

But i'm not sure which i have to use method whether systemC scv or UVM.

Does anyone advice about what am i use and start from systemc or uvm for verification?

Share this post


Link to post
Share on other sites

Depends on what you are verifying, what you already have in place, what tools you own, and your expertise...

  • Do you have a SystemVerilog simulator available?
  • Are you verifying SystemC or an HDL (e.g. VHDL or SystemVerilog)?
  • Do you have knowledge of SystemVerilog OOP and/or UVM?

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this  

×