Jump to content
samng

SystemC connect to SystemVerilog Interface?

Recommended Posts

Hi,

 

I am interested in wrapping a C model with SystemC wrapper to mimic a future RTL design. Is it possible to create a port that can connect directly to a SystemVerilog Interface? For Example:

 

SystemC:

 

struct foo{

   bool valid;

   sc_uint<8> data;

};

 

SC_MODULE (xyz) {

   sc_inout<foo>  port1;

...

};

 

SystemVerilog:

 

interface abc ()

  logic valid;

  logic [7:0] data;

endinterface

 

abc abc_i();

 

xyz (

  .port1(abc_i);

....

);

 

Would this work?

 

Thanks,

Sam

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

×