Jump to content
Sign in to follow this  

Interface Modport and bind: How to get them working

Recommended Posts



In System Verilog the recommended approach to create interfaces is through modport


suppose I have an interface like 


interface axi_if(input clk, input rst);
  logic arlen;

  clocking mclk@(posedge clk);
    output arlen;

  modport Master(clocking mclk, input clk, input rst);




In Bind we can bind a module to an interface if all the ports are in the portlist.

So is there someway I can bind arlen though it is not defined in the interface port list?

Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this