Jump to content

Recommended Posts

The same way you are doing it without UVM. I'm using a SV wrapper around the VHDL DUT for interface connection. This wrapper will be used in the testbench toplevel. Also the wrapper is perfectly suited to place all cross module references needed by the testbench.

vhdlan -work work vhdl_dut.vhd
vlogan -v2k -sverilog sv_wrapper_dut.sv
vcs -debug_pp -R my_sv_toplevel

Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now