cliffc Posted January 3, 2014 Report Share Posted January 3, 2014 What is the best way to measure simulation time using VCS? I would like to do some same-tool benchmarks to measure simulation performance improvements using different coding styles or tricks using the same simulator. I do not intend to do cross-tool benchmarking; only same-tool benchmarking. I will check to see if techniques used with one tool also cause similar performance improvements across multiple tools, but I will not report actual speed differences between the tools (in accordance with my tool-usage agreements with multiple vendors). I am trying to identify best performance coding practices. The best technique I currently have is to do: "time simv" This reports: real / user / sys times. Regards - Cliff Cummings Verilog & SystemVerilog Guru Quote Link to comment Share on other sites More sharing options...
adielkhan Posted February 6, 2014 Report Share Posted February 6, 2014 hi Cliff, VCS has a bunch of very advanced profilers built in for you to use. like -reportstats -simprofile for memory and time along with constraints profilers. Too many options and mechanism to list here. RTFM I'm afraid. Over the years we have been tweaking the profilers to give better info on what is good and bad for testbenches. At some point we should compare notes on the topic. -adiel Quote Link to comment Share on other sites More sharing options...
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.