Jump to content

Recommended Posts

Your can edit and simulate a simple SystemVerilog design and UVM testbench on EDA Playground: http://www.edaplayground.com/s/example/546
No software installation needed.

About EDA Playground:

EDA Playground is a web browser-based integrated development environment (IDE) for simulation of SystemVerilog, Verilog, VHDL, and other HDLs. EDA Playground is a free web application that allows users to edit, simulate, share, synthesize, and view waves for hardware description language (HDL) code. It is the first online HDL development environment and waveform viewer for the semiconductor industry.

EDA Playground homepage: http://www.edaplayground.com

Engineers have used EDA Playground for:
-- creating hands-on training for students
-- demonstrating best practices to other engineers
-- asking SystemVerilog questions on online forums
-- testing candidates' coding skills during technical interviews (phone and in-person)
-- quick prototyping -- trying something before inserting the code into a large code base
-- checking whether their RTL syntax/code is synthesizable

EDA Playground is actively seeking partners to integrate additional EDA tools. Future tools will include formal verification, linting, and analog and mixed-signal support.

Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now