Jump to content

Recommended Posts

I am working on a design that supports single, or bursting access to a memory. I would like to keep the abstraction of the register model (ie. MEM.Write(), MEM.bust_write()...).  It appears that the register model breaks up the burst-ed writes into single transactions. 


What is the best way to implement a burst_write (Basically one address, and many data items) into a single seq_item for the driver to implement?

Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this