SystemC Model Verification Enviornment

[karandeep963]

Hello All,

 

I would like to understand that as per the HDL's there HVL's and further UVM,OVM for the verification of RTL design.

 

Does for SystemC model verification there also exits certain verification methodologies,libraries, techniques , methods etc?

 

Q: So how would be the Verification of SystemC SOC Model done ?

 

If there would be any example for complete Model Design and Verification Environment that would really be helpful or the book that clarifies it would also be helping one. 

[maehne]

Hello,

 

for SystemC, there existssince many years the SCV library, which supports constrained-random verification. The responsible ASI SystemC Verification Working Group restarted its efforts a few years ago. It recently released an updated version of SCV compatible with SystemC 2.3 and modern compilers. It is available from:

 

http://www.accellera.org/downloads/drafts_review/

 

The library contains also some documentation.

 

Additionally, the German-funded SANITAS project has produced several libraries, which facilitate the verification of SystemC models. In particular, SystemC Transaction Level Modeling (TLM) designs are targeted. You can find more information on:

 

http://systemc-verification.org

 

I hope this information serves you well as a starting point.

 

Regards,

 

Torsten

[apfitch]

There are also various attempts to connect UVM and SystemC at a transaction level. The intention of this is generally to re-use a SystemC virtual prototype as a reference model inside a UVM environment.

 

Cadence have UVM-SC, Mentor have UVM-Connect, and Synopsys have TLI.

 

There is also active within Accellera the Multi-Language Working Group (MLWG) who are attempting to define a simulation backplane concept to connect multiple languages,

 

regards

Alan