Jump to content
santhoshvlsi

Zero delay loop in verilog design

Recommended Posts

 

# ** Error: (vsim-3601) Iteration limit reached at time 530 ns.
# This is a zero-delay loop

i am running the test case in UVM to verify the core.

The core have accumulator,instruction decoder and ALU.
The ALU is getting the first data only. While coming to second the instruction , the simulator is getting the error like this
Simulator :model sim

# ** Error: (vsim-3601) Iteration limit reached at time 530 ns.
# This is a zero-delay loop:

Please suggest me about this issue to rectify.........

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

×