Jump to content

Search the Community

Showing results for tags 'quantization'.

More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • Accellera Systems Initiative
    • Information
    • Announcements
    • In the News
  • SystemC
    • SystemC Language
    • SystemC AMS (Analog/Mixed-Signal)
    • SystemC TLM (Transaction-level Modeling)
    • SystemC Verification (UVM-SystemC, SCV)
    • SystemC CCI Public Review
  • UVM (Universal Verification Methodology)
    • Methodology and BCL Forum
    • UVM SystemVerilog Discussions
    • Simulator Specific Issues
    • 1800.2-2017 Early Adopter Release
    • UVM Commercial Announcements
    • UVM 1.2 Public Review
  • Portable Stimulus
    • Portable Stimulus Discussion
    • IP-XACT Discussion
  • IEEE 1735/IP Encryption
    • IEEE 1735/IP Encryption Discussion
  • OCP (Open Core Protocol)
  • UCIS (Unified Coverage Interoperability Standard)
  • Commercial Announcements
    • Announcements


  • SystemC
  • UVM
  • UCIS
  • IEEE 1735/IP Encryption


  • Community Calendar

Found 1 result

  1. Hi all, I'm using the SystemC fixed point type (sc_fixed) in one of the modules in my project. This module has to cope with some complex operation ( mainly multiplications and divisions). As you know, when a sc_fixed variable is instantiated I can choose what type of quantization I want among the several available. I've seen that the SC_RND is the one that gives me the better result compared with the same arithmetic but implemented in pure C++ (floating point). I guess that from an hardware point of view the SC_RND is more complicated to implement and slower than for example a SC_TRN. Does anyone knows how big is the drop in terms of timing closure ? Or does anyone know how each quantization mode is implemented in hardware ? I can figure out how the SC_TRN and SC_TRN_ZERO are implemented, but the others are a mistery. Thanks for any reply. Cheers.