Search the Community
Showing results for tags 'delay time'.
Found 1 result
Is there a facility for simulation to delay execution? (something like #time in Verilog). Something like sc_sleep(time). (see http://stackoverflow.com/questions/26125756/systemc-module-not-working-with-sc-thread) I understand it would not result in a timed simulation, but would be good for educational purposes.