Jump to content

amitk3553

Members
  • Content Count

    107
  • Joined

  • Last visited

  • Days Won

    2

amitk3553 last won the day on December 6 2013

amitk3553 had the most liked content!

About amitk3553

  • Rank
    Advanced Member
  • Birthday 03/10/1991

Contact Methods

  • Skype
    amit.shandilya007

Profile Information

  • Gender
    Male
  • Location
    Delhi, India

Recent Profile Visitors

518 profile views
  1. Hello, With the following example, I have a method which is sensitive to an event which is notified(immediately) from end_of_elaboration() function. This gives Segmentation fault (core dumped). However if I do func_event.notify(SC_ZERO_TIME); or func_event.notify(1,SC_NS), there is no Segmentation fault #include "systemc.h" class TOP : public sc_module { public: sc_event func_event; SC_HAS_PROCESS(TOP); TOP(sc_module_name name) { SC_METHOD(method_function); sensitive<<func_event; dont_initialize(); } void end_of_elaboration(){ func_event.notify(); } void method_function() { std::cout<<"inside f() before wait"<<std::endl; } }; int sc_main(int argc, char* argv[]) { TOP top("top"); sc_start(); return 0; } Please have a look, thanks in advance.
  2. I want to create VCD file at different location than the directory containing executable. Could I pass the intended path of location for VCD file creation into sc_create_vcd_trace_file("/c/users/xyz/abc") Please give your comments. Thanks.
  3. What does mean by bug of glitch. How can we remove it?
  4. In multi ports we can bind no of initiators to single target socket init_1 ---- init_2 ---- ------- target_socket init_3 ---- in tagged sockets what i understood no of interface method calls on sockets with tagged id to indicate through which socket transaction is coming on single target socket Means difference in multiports and tagged sockets is in tagging. Like in tagged sockets we use ids to indicate the socket through which they come then it would be possible in multiports to use multi port index to know that from which socket, transaction had come. Or TAGGED SOCKETS AND MULTIPORTS ARE SAME CONCEPT except multi port index as tag in MULTIPORTS id as tag in tagged sockets Then What is difference in use-cases of both?
  5. What is the purpose of passing time in b_transport method call in below code? trans.set_data_ptr(data_ptr_host_hci_drive); sc_time to(SC_ZERO_TIME); init_socket->b_transport(trans, to); And what is the meaning of underlined portion in constructor line? hci_ll_monitor(sc_module_name nm): sc_module(nm),
  6. What are the differences in IP level and SOC level Verification? Which kind of difficulties we face in SOC level Verification as compared to IP level verification?
  7. amitk3553

    role of dynamic processes

    Why we use dynamic processes, exact role of dynamic processes? In place of these could we use simply static processes?
  8. Where is the use of the concept of polymorphism in testbench development in UVM. Please tell me some usecases of polymorphism in testbench development.
  9. In I2c u would be having suppose 4 clocks. You would implement four clocks in systemC initially using sc_clock construct, then u have to do anding of four clocks to generate single synchronised clock.
  10. amitk3553

    SystemC connect to SystemVerilog Interface?

    Hello sam, May be its possible through UVM connect. i donot know much about it, but if u explore it, u can find some solution. Regards cam
  11. amitk3553

    virtual platforms, architectural exploration

    thanks karandeep, Could somebody throw light on daisy chain equation? Regards cam
  12. amitk3553

    transaction concept in UVM

    ok, do u know about anything in UVM model of any IP, which we can use in modeling of that IP in systemC. Something common in systemC model and model in UVM for same IP?
  13. amitk3553

    TLM 1.0 and TLM 2.0

    In section 10.1, there are differences Regarding to 1) TLM generic payload 2) Timing annotation 3) const and non const reference One thing, what is about (ports, exports) and sockets. concept of sockets is related to TLM or its in systemC?
  14. Is there some use of TLM 2.0 concepts in UVM?
  15. I had developed some model(Predictor) in System Verilog in UVM testbench. So Could i use something from existing model into development of SystemC model?
×