Jump to content

Tyson

Members
  • Content Count

    1
  • Joined

  • Last visited

  1. Tyson

    parsing using system verilog

    Hi Bhunter1972, ''SV isn't the best language to parse with, but Python is! You should consider having your Python script output real SystemVerilog code that can then be loaded into the simulator instead.'' Maybe my question is slightly off topic. I am using a tool to generate parser in Python from very simple functional requirements. I have made a grammar for my DUT requirements. The requirements are one line text files. The DUT is in SV. I am using tool to generate python parser because based on my requirements I want to generate one SV test bench for my SUV DUT. Do you think somewhere I can introduce python scripting to generate a SV TB after generating python parser from my requirements grammar ? Thanks !
×