Jump to content

vsreeniv

Members
  • Content Count

    2
  • Joined

  • Last visited

  1. vsreeniv

    sensitivity list in systemc

    Hi David, Thanks for the feedback. These advantages of SystemC are leading me to test the waters: 1. One can model a system at a higher level of abstraction, and then dive in and do hardware description. 2. Due to its object oriented nature, there might be fewer lines of code (relative to verilog). 3. Free simulation!, Faster simulation using GPUs... But, you are telling me that for RTL design, I should not bother with SystemC? PS: The systems I work on have both analog and digital content and involve DSP.
  2. Hi I am thinking of moving from verilog to systemc for hardware design. I have a question about sensitivity list: When I am implementing a logic cloud (not clocked) in verilog, I use the "always @* begin" construct to ensure that all the inputs are in the sensitivity list. Is there a similar construct in systemc, where I don't have to explicitly list all the inputs that can cause the output to change? thanks, Venkat.
×