Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.


594 topics in this forum

    • 1 reply
    • 1.2k views
  1. CAN bus verification

    • 0 replies
    • 569 views
    • 8 replies
    • 4.2k views
    • 0 replies
    • 499 views
    • 0 replies
    • 1.6k views
    • 0 replies
    • 688 views
    • 4 replies
    • 48.7k views
    • 5 replies
    • 2k views
    • 0 replies
    • 795 views
    • 4 replies
    • 1.5k views
    • 1 reply
    • 496 views
  2. Check if string is 'inside' an enum

    • 4 replies
    • 3.9k views
    • 1 reply
    • 2.5k views
  3. Use of wait statement

    • 2 replies
    • 3.8k views
  4. Transaction Logging

    • 1 reply
    • 1.4k views
    • 1 reply
    • 1.9k views
    • 3 replies
    • 863 views
    • 4 replies
    • 1.1k views
  5. uvm_field_macros

    • 1 reply
    • 1.7k views
    • 0 replies
    • 826 views
    • 0 replies
    • 767 views
    • 0 replies
    • 491 views
    • 1 reply
    • 2.1k views
    • 1 reply
    • 1.1k views
    • 12 replies
    • 17k views
×
×
  • Create New...