Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

505 topics in this forum

    • 2 replies
    • 1,130 views
  1. randomize a string ?

    • 3 replies
    • 3,680 views
    • 2 replies
    • 2,100 views
    • 0 replies
    • 1,371 views
  2. assertion to check for an array of channels

    • 4 replies
    • 2,111 views
  3. walk thru an enumeration

    • 1 reply
    • 8,905 views
    • 1 reply
    • 834 views
    • 3 replies
    • 1,204 views
    • 1 reply
    • 1,310 views
    • 1 reply
    • 2,269 views
    • 1 reply
    • 913 views
    • 5 replies
    • 4,861 views
    • 1 reply
    • 3,418 views
    • 4 replies
    • 988 views
  4. Passing data in uvm_events.

    • 3 replies
    • 3,767 views
    • 1 reply
    • 983 views
    • 2 replies
    • 1,937 views
    • 5 replies
    • 6,373 views
    • 1 reply
    • 617 views
    • 6 replies
    • 22,762 views
    • 1 reply
    • 925 views
    • 4 replies
    • 2,221 views
    • 7 replies
    • 4,763 views
    • 7 replies
    • 13,663 views
  5. how to display UVM_VERBOSITY

    • 2 replies
    • 1,451 views
×