Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

488 topics in this forum

    • 0 replies
    • 654 views
    • 1 reply
    • 2,045 views
    • 3 replies
    • 16,496 views
    • 0 replies
    • 1,420 views
    • 2 replies
    • 640 views
    • 8 replies
    • 10,396 views
    • 4 replies
    • 915 views
    • 0 replies
    • 1,347 views
    • 2 replies
    • 857 views
  1. randomize a string ?

    • 3 replies
    • 3,292 views
    • 2 replies
    • 1,611 views
    • 0 replies
    • 1,133 views
  2. assertion to check for an array of channels

    • 4 replies
    • 1,728 views
  3. walk thru an enumeration

    • 1 reply
    • 7,058 views
    • 1 reply
    • 735 views
    • 3 replies
    • 1,060 views
    • 1 reply
    • 1,168 views
    • 1 reply
    • 2,164 views
    • 1 reply
    • 720 views
    • 5 replies
    • 4,496 views
    • 1 reply
    • 2,547 views
    • 4 replies
    • 815 views
  4. Passing data in uvm_events.

    • 3 replies
    • 2,851 views
    • 1 reply
    • 860 views
    • 2 replies
    • 1,505 views
×