Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

496 topics in this forum

  1. real port mappping

    • 1 reply
    • 775 views
  2. read register from RAL

    • 1 reply
    • 1,467 views
    • 2 replies
    • 1,207 views
    • 2 replies
    • 5,628 views
  3. Requirement of objections in UVM

    • 2 replies
    • 1,531 views
    • 3 replies
    • 1,635 views
    • 0 replies
    • 1,238 views
    • 1 reply
    • 853 views
    • 0 replies
    • 714 views
    • 1 reply
    • 2,228 views
    • 3 replies
    • 18,659 views
    • 0 replies
    • 1,509 views
    • 2 replies
    • 705 views
    • 8 replies
    • 10,709 views
    • 4 replies
    • 1,015 views
    • 0 replies
    • 1,430 views
    • 2 replies
    • 974 views
  4. randomize a string ?

    • 3 replies
    • 3,450 views
    • 2 replies
    • 1,817 views
    • 0 replies
    • 1,236 views
  5. assertion to check for an array of channels

    • 4 replies
    • 1,896 views
  6. walk thru an enumeration

    • 1 reply
    • 7,729 views
    • 1 reply
    • 793 views
    • 3 replies
    • 1,121 views
    • 1 reply
    • 1,232 views
×