Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

485 topics in this forum

    • 2 replies
    • 596 views
    • 8 replies
    • 10,159 views
    • 4 replies
    • 850 views
    • 0 replies
    • 1,273 views
    • 2 replies
    • 785 views
  1. randomize a string ?

    • 3 replies
    • 3,188 views
    • 2 replies
    • 1,485 views
    • 0 replies
    • 1,059 views
  2. assertion to check for an array of channels

    • 4 replies
    • 1,602 views
  3. walk thru an enumeration

    • 1 reply
    • 6,647 views
    • 1 reply
    • 700 views
    • 3 replies
    • 1,015 views
    • 1 reply
    • 1,130 views
    • 1 reply
    • 2,125 views
    • 1 reply
    • 673 views
    • 5 replies
    • 4,390 views
    • 1 reply
    • 2,364 views
    • 4 replies
    • 758 views
  4. Passing data in uvm_events.

    • 3 replies
    • 2,617 views
    • 1 reply
    • 813 views
    • 2 replies
    • 1,415 views
    • 5 replies
    • 5,597 views
    • 1 reply
    • 493 views
    • 6 replies
    • 18,777 views
    • 1 reply
    • 774 views
×